Abstract-A novel capacitive loaded U-slot defected ground structure (DGS) is presented in this letter to provide narrowband rejection property. The principles for the selective rejection and the strategies for size-reduction and external Q-factor improvement are detailed based on transmission line equivalent model and the lumped parallel RLC model developed from transmission line model at resonance frequency. The design concept is well validated by the design and measurement of an exemplary high Q BSF.
INTRODUCTION
Recently, defected ground structures (DGSs) have drawn much interest for BSFs construction since they have compact size and excellent band gap characteristics. However, conventional dumbbell-shaped DGSs are not satisfactory in narrowband and stiff rejection since they have low Q-factor.
To suppress unwanted signals closely located from the desired signal in the spectrum, many high-Q DGSs are proposed to develop narrow-band BSFs. In [1] , a two-layer improvement Q DGS BSF with a parasitic stub is proposed. However, this multi-layer configuration increases both design complexity and fabrication cost. Changing the shape of the etched patch is another effective method to increase Q-factor. T-shape [2] , U-and V-shape [3] , E-shape DGS [4] , open loop DGS [5] , C-shape DGS [6] and double hairpin-shaped [7] are proposed by researchers to enhance Q-factor. Nevertheless, in these papers, Q improvement mechanism still requires further investigation, since all lumped elements of the equivalent models are extracted from EM simulation.
In this letter, a novel capacitive loaded U-slot DGS is presented. To gain a deep insight into the Q improvement mechanism, transmission line model is initially constructed, and lumped model is developed from transmission line model. Based on these two models, electrical parameters can be extracted from the physical dimensions directly, which facilitates design. Besides, equivalent circuit analysis reveals that both the size-miniaturization and Q-improvement mechanism are achieved by the incensement of capacitive element of the DGS. For demonstrative purpose, a high external Q-factor BSF is designed, fabricated, and measured using the proposed principles. Good agreement is obtained between the measured and the simulated performance. Figure 1 shows a geometrical diagram of the proposed U-slot DGS with microstrip line on its top. This U-slot DGS has the width W S , arm length L 2 , and arm distance d. Two lumped capacitors are soldered at quarter and three-fourths of the total slot, respectively. The distance between the lumped capacitor and edge of the U-slot is L 1 . Obviously, L 1 = L 2 − 0.5d is satisfied. Similar to the methods presented in [9] , the proposed U-slot DGS can be depicted by the equivalent model in Figure 2 . In this model, the slots are characterized as transmission-line with the characteristics impedance of Z S . The capacitor of C P represents the capacitance of the lumped capacitor. The resistor of R A refers to all of the resistive effects of the proposed U-slot DGS, i.e., metal ohmic loss, and dielectric loss. The transformer in the circuit depicts the electromagnetic (EM) couplings between the top microstrip line and the bottom DGS. The input admittance looking at the input port of the transform can be derived as: It can be easily deduced that the signal through the microstrip line will be rejected around parallel resonance of the DGS. And the resonance condition should satisfy the following equation:
MODELING AND THEORETICAL ANALYSIS
2πZ Figure 2 can be transformed to the circuit in Figure 3 by expressing the capacitive loaded transmission structure in the resonating state as a parallel lumped RLC circuit. Now the input admittance looking at the input port of the transformer in the transmission-line topology in Figure 2 can be converted in the following form
Let Y 1 = Y 2 and ∂Y 1 /∂ω = ∂Y 2 /∂ω, the parallel capacitance of the equivalent circuit, shown in Figure 3 , can be obtained as:
Additionally, the inductance L of the lumped RLC circuit can be expressed by
where ω 0 is the angular resonance frequency. That is to say, for a set of predefined Z S and ω 0 , the values of lump elements in Figure 3 can be calculated using Equations (4) and (5).
Next, the turn ratio n in Figure 3 can be extracted by combining the full-wave EM simulations and the equivalent circuit. For a high external Q-factor DGS, it is feasible to assume that the resistance R A is much larger than the port impedance R 0 , so the external Q-factor of the RLC resonator circuit in Figure 3 is
And at resonance external Q-factor can also be expressed by
where τ s11 (ω 0 ) is the group delay at resonance. The above relation is valid for any single resonant circuit [10], so n can be extracted from Eq. (6) once external Q-factor is obtained from Eq. (7) by using the EM simulated group delay. When the values of the inductor, capacitor, and turn ratio are determined, the value of R A can be obtained by using curve-fitting method. Figure 3 are C = 4.35 pF, L = 1.78 nH. Good agreements between the three circuit models can be observed in Figure 4 (a), indicating that the proposed equivalent circuit is available for the description of the proposed DGS. In addition, the EM simulated S 21 (HFSS model) of U-slot with and without capacitive load are compared in Figure 4(b) , as shown in Figure 4(b) , the proposed U-slot DGS has lower notch frequency and higher external Q-factor.
Let f r0 be the conventional U-slot's natural fundamental resonant frequency, then θ 1 will be about π/4 at f r0 , while θ 1 < π/4 at the proposed DGS's resonant frequency f r1 can be derived from Eq. (2). That is to say, the proposed capacitive loaded U-slot works at a lower frequency than the U-slot's natural resonant frequency f r0 . As to Q improving effects, this phenomenon can be explained by the simplified equivalent lumped circuit in Figure 5 . This simplified model is developed from the circuit in Figure 3 by absorbing turn ratio into the value of the lumped elements. The following three equations relate the new equivalent circuit to the initial model in Figure 3 .
Obviously, the model in Figure 5 has the same form as the model in [4] , and thus deep insight can be gained by comparing the proposed DGS with conventional DGS. Table 1 compares the proposed U-slot DGS with different capacitive loads and the unloaded U-slot DGS. All these exemplary DGSs in Table 1 have the same resonant frequency 1.8 GHz. As shown in Table 1 , the capacitive element of the DGS increases largely with the increasement of the loaded capacitor. As a result, for a specified resonant frequency, the required slot length could thereby be reduced. Furthermore, it can be deduced from (6) that external Q-factor also increases since it is directly proportional to C S . In short, both the size-miniaturization and Q-improvement effects are realized by adding capacitive load, which provides extra capacitance for proposed DGS. Table 1 . The circuit parameters value with different capacitance. A comparison of the proposed DGS with other reported high external Q-factor DGSs is listed in Table 2 . Compared with other DGS structure, proposed capacitive loaded U-slot DGS unit behaves compact size and high external Q-factor. In addition, it must be pointed out that the external Q-factor of the proposed U-slot can still be increased significantly if a larger capacitor is employed in the design.
FABRICATION AND MEASUREMENTS
Increasing DGS unit can improve the suppression degree; however, too many units will increase circuit area. So, choosing 3-4 units to carry on the design is the most appropriate. To confirm the proposed idea, a BSF using three cascaded proposed DGSs operating at 1.8 GHz is designed. Figure 6 illustrates the configuration of the proposed structure. Figure 7 shows the top and bottom views of the fabricated three cascaded U-slot DGSs. The dimensions for each U-slot are L 2 = 11.2 mm, W S = 0.2 mm, d = 1.6 mm and the characteristic impedance of the microstrip line is 50 Ω, embedded capacitor C P = 2.2 pF is achieved by soldering standard ceramic capacitor, 0603 series from Murata Manufacturing Co., Ltd. The distance between each U-slot is fixed as S = 16.8 mm, that is about a quarter of a wavelength at the center frequency. Proposed prototype is implemented on a substrate with thickness of 1.0 mm, relative dielectric constant of 2.65, and the loss tangent of 0.02. The proposed capacitive loaded Uslot DGS unit has a simple structure as well as a quite compact size of merely 2.75 mm × 11.2 mm, corresponding to 0.001λ 2 0 (0.106λ 0 × 0.067λ 0 ), where λ 0 is the guided wavelength of free space at the central frequency. Moreover, the capacitive loaded U-slot DGS unit provides a high external Q-factor of 45. The EM simulations using Ansoft HFSS and the measurements using Agilent 8510C vector network analyzer are displayed in Figure 8 . Good agreement can be observed between the measured and simulated frequency responses. The slight difference between the simulated and measured bandwidths can be ascribed to fabrication tolerances as well as soldering lumped capacitors. As shown in Figure 8 , the fabricated BSF with three cascaded U-slot DGSs rejects the signal at the central frequency 1.8 GHz with more than 20 dB suppression, and this 3 dB fractional bandwidth is about 5%. In addition, the proposed structure also show flat and low-loss properties in the passband characteristic. 
CONCLUSIONS
A novel capacitive loaded U-slot DGS is proposed in this paper. Equivalent circuit model and corresponding parameter extraction are developed to interpret the working mechanism of the proposed DGS. Theoretical analysis, simulation and measurement show that the proposed DGSs have lower resonant frequency, high external Q-factor and flexible regulatory mechanism. The fabricated BSF with three cascaded proposed U-slot DGSs provides very narrow 3 dB fractional bandwidth of about 5%.
